UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/629,112	07/29/2003	Junichi Sakamoto	450100-04668	6984

7590 08/23/2005	EXAMINER
William S. Frommer, Esq.	WOODS, ERIC V
FROMMER LAWRENCE & HAUG LLP	

745 Fifth Avenue	ART UNIT / PAPER NUMBER
New York, NY 10151	2672

DATE MAILED: 08/23/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE *3* MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *27 May 2005*.

2a)☐ This action is **FINAL**.   2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-12* is/are pending in the application.

   4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-12* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *27 May 2005* is/are: a)☐ accepted or b)☒ objected to by the Examiner.

   Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

   Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

   a)☒ All   b)☐ Some * c)☐ None of:

   1.☒ Certified copies of the priority documents have been received.

   2.☐ Certified copies of the priority documents have been received in Application No. _____.

   3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

   * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1)☒ Notice of References Cited (PTO-892)

2)☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

3)☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
   Paper No(s)/Mail Date _____.

4)☐ Interview Summary (PTO-413)
   Paper No(s)/Mail Date. _____.

5)☐ Notice of Informal Patent Application (PTO-152)

6)☐ Other: _____.

DETAILED ACTION

Drawings

In order to avoid abandonment, the drawing informalities noted in the paper mailed on 16 December 2004, must now be corrected. Correction can only be effected in the manner set forth in the above noted paper.

The replacement drawing filed for Figure 1 is accepted.

The replacement drawing for Figure 3 filed 21 March 2005 is NOT accepted because it does not correct the problem cited – element 401 is still labeled 'PRIM'. The marked-up, annotated drawing sheets submitted 27 May 2005 do show that correction, but a new drawing sheet containing the correction has not been submitted. The annotated drawing sheet replacement for Figure3 is informal because it contains markings and handwriting.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) concerning the labeling of element 401 in Figure 3 are required in reply to the Office action to avoid abandonment of the application. Any amended replacement-drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each

drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the examiner does not accept the changes, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Specification

The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Examiner accepts the revisions to the Abstract and the specification with one exception.

The disclosure is objected to because a small, lower-case, superscripted letter 't' is present in the upper matrix operation illustrated on page 12. It is unclear what this letter is supposed to represent; examiner would presume that it represents taking the transpose of the inverse of the matrix M; if this is the case, the operation (taking the inverse) needs to be put in parentheses and the letter 't' needs to capitalized to properly illustrate the transpose operator and to illustrate order of precedence of the operators, e.g. it is otherwise unclear whether the inverse or the transpose is being taken first. Suggested formatting would be: $^{T}(M_u^{-1})$. This would be sufficiently clear.

Response to Arguments

Applicant's arguments -- see page 1, filed 21 March 2005 -- with respect to various objections to the specification and the drawings have been fully considered and are persuasive.

Most of the objections to the specification have been withdrawn since they were corrected by amendment with one exception, as stated above in the specification section.

The objection to Figure 1 is withdrawn.

The objection to Figure 3 is **not** withdrawn; see the above section concerning the drawings.

Applicant's arguments, see pages 2-8, filed 21 March 2005, with respect to the rejection(s) of claim(s) 1-12 under various combinations of Koss, Inoue, and other references have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of various other references as set forth below.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148

USPQ 459 (1966), that are applied for establishing a background for determining

obviousness under 35 U.S.C. 103(a) are summarized as follows:

1.   Determining the scope and contents of the prior art.
2.   Ascertaining the differences between the prior art and the claims at issue.
3.   Resolving the level of ordinary skill in the pertinent art.
4.   Considering objective evidence present in the application indicating
     obviousness or nonobviousness.

Claim 1 stands rejected under 35 U.S.C. 103(a) as being unpatentable over

Negishi et al (US Patent 6,005,590)('Negishi').

A clipping device for judging whether or not ' vertices expressed by a predetermined

coordinate system are inside or outside a multi-dimensional region of an object to be

drawn, comprising: (preamble ignored as per *In re Hirao* and *Kropa v. Robie*, as it only

recites an intended use, and the claimed process steps or apparatus parts can stand by

themselves and perform the intended function)

-A clip code generation circuit for generating clip codes obtained by setting data in

accordance with results of a comparison of coordinates of said vertices and a judgment

reference value of said multi-dimensional region and a negative value of the judgment

reference value as bit data; (Negishi in Figure 3 teaches a clip code generating circuit,

where FPU (floating point units) 103, 104, and 105 generate clip codes (7:52-8:15) that

then are passed to shift registers 304, 305, and 306. As set forth (7:52-8:15) by

Negishi, the clip codes are generated by comparing the coordinates of the vertices and

the reference values (e.g. X=XMAX and X=XMIN) for comparison through the clipping

region (which prima facie is multi-dimensional (see Figures 5-7 and the explanations

provided in the cited references, and these are clearly bit data since they are in the memory of a digital computer. It would be obvious, as shown in Figure 6 and further explained in 8:64-10:7, that each vertex is processed on its own, which teaches vertices, and the recited 'judgment values' are merely the bounding coordinates of the clipping region and/or the guardband.)

-Clip registers for shifting the clip codes generated at said clip code generation circuit; and (The resulting clip codes from FPU 103, 104, and 105 are then sent to shift registers 304, 305, and 306 which are comparable to applicant's "clip registers". The results are then passed on to generic clip code register 308. The system works as specified above (8:48-64).)

-A logic circuit for performing a logic operation with respect to all bit data set in said clip registers and setting a clip flag indicating whether or not a vertex to be judged is inside or outside the multi-dimensional region of the object to be drawn. (Element 307, Figure 3, the clip state code generator is clearly "a logic circuit" and it performs operations on the clip codes to generate clip state codes (7:52-8:25). Further, Figure 5(a) provides an example of how that portion of the system works (8:27-47), where the clip state codes indicate whether an object is inside or outside the clip region as explained therein. Further, the fourth embodiment shown in Figure10 has a mask register 1001 that is explicitly taught to perform logical operations against the entire contents of the target register in terms of a comparison operation (see 11:15-60))

Reference Negishi therefore teaches all of the limitations of the instant claim as set forth above except for stating explicitly that the vertex is compared with both the

judgment value and a negative judgment value. However, one of ordinary skill in the art would appreciate that the judgment values merely define the bounding region of the two- or three-dimensional region or volume, and that if the coordinate system were normalized so that the zero value and/or origin was situation within the clipping region or volume. One of ordinary skill in the art at the time the invention was made would understand that such a modification would be trivial and could be advantageous since it would reduce the amount of processing necessary to perform the comparisons. In any case, the limitation of negative judgment value is truly irrelevant because the values of such judgment values is entirely dependent upon the coordinate system used and the bounding region defined by such a system, which may not be symmetric and/or axisymmetric. Further, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the second embodiment of Negishi such that it had the mask register in the fourth embodiment, so that the masking and comparison could be performed in such a way that allowed for conditional judgments and jump instructions to be used, which would clearly give it more flexibility.

As to claim 2, clearly as shown in Figures 5(a)-5(b) and 6 and as explained above in 7:52-8:16, the system of Negishi utilizes coordinates of vertices in 3-space, that is utilizes a three-dimensional coordinate system, and such vertices therefore correspond to a plurality of coordinate axes. Clearly, as explained in 8:15-10:20 in the example provided for Figures 6 and 7, the clip codes generated by FPUs 103-105, clearly constitute a 'plurality of clip codes' that do correspond to the coordinate axes. Clearly since such clip codes are then output to shift registers 304-306, the clip registers

must inherently have a capacity for holding at least those clip codes, as recited in the cited sections, as discussed in the rejection to the parent claim above, and it would be obvious.

Claim 3 is rejected under 35 U.S.C. 103(a) as unpatentable over Negishi as applied to claim 1 above, and further in view of Inoue.

As to claim 3,

A clipping device as set forth in claim 1, wherein said clip code generation circuit generates said clip codes based on code data obtained by subtracting an absolute value of said judgment reference value from the absolute value of said vertex coordinates, code data of said vertex coordinates, and code data of said judgment reference value.

Reference Negishi does not explicitly teach the use of an absolute value operator, but does teach the setting of a target volume with the area around it, and the checking of a vertex to see if it is in the test volume and within the clip volume and the setting of flags thereof. Reference Inoue teaches the use of absolute values in clipping preprocessing circuits, specifically 2:19-41 teaches that the clipping device performs an operation (subtraction) on the absolute value of a vertex coordinate and a pair of boundaries, wherein similar to Negishi the clip data of the boundaries are put into the register and the check is performed, and the code data recited by applicant clearly is stored (from the axis basis). Further, Table 1 in Inoue illustrates (1:53-63) how codes are created for the view volume. It would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the clipping circuit of

Negishi with the absolute values of Inoue, since Inoue is clearly designed to accommodate N dimensions (2:41-49) where Negishi is meant to only accommodate standard (x, y, z) coordinates in the cited embodiment.

As to claim 4,

A clipping device as set forth in claim 2, wherein said clip code generation circuit said clip codes based on code data obtained by subtracting an absolute value of said judgment reference value from the absolute value of said vertex coordinates, code data of said vertex coordinates, and code data of said judgment reference value.

See the rejection to claim 3 above. The additional limitations of claim 2 are all taught by the primary reference as discussed in the rejection of claim 2. The claim wording is the same with the substitution of only "claim 2" for "claim 1". Therefore, the entirety of that rejection, along with the motivation and combination, is incorporated herein by reference without further comment.

Claim 5 stands rejected under 35 U.S.C. 103(a) as being unpatentable over Negishi et al (US Patent 6,005,590)('Negishi') in view of Koss.

A clipping device for judging whether or not vertices of a primitive expressed by a predetermined coordinate system are inside or outside a multi-dimensional region of an object to be drawn, a polyhedron being drawn in units of primitives including a plurality of vertices, comprising: (preamble ignored as per *In re Hirao* and *Kropa v. Robie*, as it only recites an intended use, and the claimed process steps or apparatus parts can stand by themselves and perform the intended function. Secondly, the system of Negishi clearly teaches in the abstract that the system is intended to operate in three-

dimensions, and the examples shown in Figures 4 and 6 for example show three-dimensional coordinate space, and clearly a three-dimensional object would be composed of triangles or the like, and clearly Negishi teaches as set forth below processing this kind of item, and in Figures 4 and 6 such triangles are shown.)

-A clip code generation circuit for generating clip codes obtained by setting data in accordance with results of a comparison of vertex coordinates of said primitive and a judgment reference value of said multi-dimensional region and a negative value of the judgment reference value as bit data for the amount of the vertexes of the primitive; (Negishi in Figure 3 teaches a clip code generating circuit, where FPU (floating point units) 103, 104, and 105 generate clip codes (7:52-8:15) that then are passed to shift registers 304, 305, and 306. As set forth (7:52-8:15) by Negishi, the clip codes are generated by comparing the coordinates of the vertices and the reference values (e.g. X=XMAX and X=XMIN) for comparison through the clipping region (which prima facie is multi-dimensional (see Figures 5-7 and the explanations provided in the cited references, and these are clearly bit data since they are in the memory of a digital computer. It would be obvious, as shown in Figure 6 and further explained in 8:64-10:7, that each vertex is processed on its own, which teaches vertices, and the recited 'judgment values' are merely the bounding coordinates of the clipping region and/or the guardband. Further, clearly the examples of Negishi teach that a primitive (e.g. a triangle) is processed by the number of vertices, in this case three, and clearly the embodiment shown in Figure 1 shows that a four-vertex version is used (6:15-56);

indeed, in 7:30-48 it states that any number of FPUs can be used to accommodate any number of vertices or the like)

-A current clip register for a shifting the clip codes generated at said clip code generation circuit in accordance with a control signal; (Koss 9:38-51 discloses vertex clip code shift registers, which *prima facie* perform the recited functionality, since clip codes are *prima facie* generated by a clip code generating circuit and, if necessary, moved utilizing the clip code bus disclosed earlier. However, more specifically, Fig. 7 shows a shift register wherein coordinates are shifted in response to a control signal (12:30-60) and discloses how clip codes are shifted in that manner as well)(Inoue teaches registers for this processing in 2:19-41.)

-Clip registers of at least a number smaller than the number of vertexes of said primitive by one cascade connected to an output of said current clip register and able to replace the held data with the clip codes held by the register of a previous stage in accordance with a control signal; (Koss 9:38-51 discloses vertex clip code shift registers, which *prima facie* perform the recited functionality (Fig. 7). Cascade connection is shown in Figure 4 with the elements shown being in horizontal configuration, which would back up the construction shown in Fig. 7, with the cascade construction stated in 9:51-57 because for six one bit cells to be connected together to create a six-bit register, they have to be cascaded. It would be obvious to use cascade connection even though the word "cascade" is not explicitly used; after all, this is the configuration shown in the drawings.)(Prima facie, shift instructions within the shift register that overwrite other coordinates or flags in that same register act as replacement operations.)

-A control circuit for outputting said control signal to the current clip register when

receiving a clip code generation instruction to shift the clip codes generated at said clip

code generation circuit and outputting said control signal to a corresponding clip register

so as to replace the clip codes between adjacent clip registers including said current clip

register when receiving a replacement instruction; (As discussed in the above

paragraph, Koss 9:38-51 discusses the operation of such shift registers, which includes

moving data as illustrated in Fig. 7 and structurally discussed in 9:51-58 (that is, that

fulfills the adjacent shift register limitation (shown in Fig. 7) and the clip register

limitation in general). The vertex load control line 224 for shift-registers (234, 236, 238,

240, 242, and 323, Koss Fig. 4) can be driven by the left stack control unit 122 – Koss

Fig. 3) (10:1-24). Also, under some circumstances the shift registers can be controlled

by the trivial accept and reject circuit shown below the shift registers in Fig. 4. Either

the left stack control unit 122 or the accept/reject logic 250 in Fig. 4.)(Prima facie, shift

instructions within the shift register that overwrite other coordinates or flags in that same

register act as replacement operations.)(Koss Figure 10 a flowchart of steps is shown.

As the systems transitions from step 312 to 316 and complete processing a vertex, a

flag is generated internally. Further, once step 316 is complete, the system generates

results flag for all vertices (step 318). Koss further teaches in 6:31-47 that a replace

mode can exist that will substitute one set of color values (object) for another (texture).

Such a replace mode *prima facie* could obviously be applied to coordinates instead of

colors (three values (x, y, z) (R, G, B)). Such replacement mode as discussed above

would obviously be applied then, or if only one set of registers was being used, would

be applied in between steps 312 and 316 in Koss if only one register were being used

(and applicant's claim specifically states that it includes situations where only one

register would be used).)(The resulting clip codes from FPU 103, 104, and 105 are then

sent to shift registers 304, 305, and 306 that are comparable to applicants "clip

registers". The results are then passed on to generic clip code register 308. The

system works as specified above (8:48-64).)

-A logic circuit for performing a logic operation with respect to all bit data set in said clip

registers and setting a clip flag indicating whether or not a vertex to be judged is inside

or outside the multi-dimensional region of the object to be drawn. (Element 307, Figure

3, the clip state code generator is clearly "a logic circuit" and it performs operations on

the clip codes to generate clip state codes (7:52-8:25). Further, Figure 5(a) provides an

example of how that portion of the system works (8:27-47), where the clip state codes

indicate whether an object is inside or outside the clip region as explained therein.

Further, the fourth embodiment shown in Figure10 has a mask register 1001 that is

explicitly taught to perform logical operations against the entire contents of the target

register in terms of a comparison operation (see 11:15-60)) (Koss clearly teaches this

as the accept/reject logic element 250 in Fig. 4 (10:25-65).)

Reference Negishi teaches most of the above limitations, but does not expressly

teach the limitation concerning the current clip register (although implicitly the common

clip register 308 could partially fulfill that purpose, but that is entirely beside the point).

Reference Koss teaches the additional limitations as set forth above. It would have

been obvious to one of ordinary skill in the art at the time the invention was made to

combine Negishi with Koss because the system of Koss significantly reduces computational load for primitives and other advantages (3:15-55), the Koss reference is analogous art, and can handle polylines (4:20-35), which would allow the Negishi reference to handle N vertices in a way that would be computationally easier than dividing N primitives into N shift registers as per Negishi's suggestion.

However, one of ordinary skill in the art would appreciate that the judgment values merely define the bounding region of the two- or three-dimensional region or volume, and that if the coordinate system were normalized so that the zero value and/or origin was situation within the clipping region or volume. One of ordinary skill in the art at the time the invention was made would understand that such a modification would be trivial and could be advantageous since it would reduce the amount of processing necessary to perform the comparisons. In any case, the limitation of negative judgment value is truly irrelevant because the values of such judgment values is entirely dependent upon the coordinate system used and the bounding region defined by such a system, which may not be symmetric and/or axisymmetric. Further, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the second embodiment of Negishi such that it had the mask register in the fourth embodiment, so that the masking and comparison could be performed in such a way that allowed for conditional judgments and jump instructions to be used, which would clearly give it more flexibility.

As to claim 6,

A clipping device as set forth in claim 5, wherein said control circuit outputs said control signal to a corresponding clip register so as to replace the clip codes along with the vertex processing in accordance with the type of the primitive.

References Koss and Negishi do not explicitly teach this limitation. Reference Inoue teaches in 1:40-67 and 2:1-11 that different amounts of memory (registers) are required for processing each kind of primitive. Koss teaches in 2:21-51 that the vertex processing circuitry can have three separate processing elements and that the circuitry has an enable input, which *prima facie* obviously could be modified such that each of the circuits had a separate enable function (which seems to borne out 10:20-25, where "enabled shift registers" are discussed, which proves that different registers can be disabled / enabled separately). Given that Koss has three units and Inoue teaches that each type of primitive would take one more set of shift registers (e.g. three primitive types – one, two, or three points or vertices requiring 6, 12, or 18 bits respectively), it would be obvious disable or enable registers based on the processing power required (e.g. the size of the primitive to be processed). The type of primitive would be selected during vertex processing and the appropriate shift registers would be enabled or disabled by the control circuit (Koss 10:24-44) as required, which occurs during the initial vertex processing stage. Finally, Inoue has a dimension selection signal that would perform this function (11:25-32). . It would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the clipping circuit of Negishi with the absolute values of Inoue, since Inoue is clearly designed to accommodate N dimensions (2:41-49) where Negishi is meant to only accommodate

standard (x, y, z) coordinates in the cited embodiment, and clearly Inoue further enables

faster processing depending on the type of primitive, as stated above.

As to claim 7,

A clipping device as set forth in claim 5, wherein said control circuit generates a vertex

ready flag indicating that the vertexes' worth of clip codes of said primitive are ready at

the time of the replacement instruction.

Reference Koss does not explicitly teach this limitation, but in Figure 10 a

flowchart of steps is shown. As the systems transitions from step 312 to 316 and

complete processing a vertex, a flag is generated internally. Further, once step 316 is

complete, the system generates results flag for all vertices (step 318). Koss further

teaches in 6:31-47 that a replace mode can exist that will substitute one set of color

values (object) for another (texture). Such a replace mode *prima facie* could obviously

be applied to coordinates instead of colors (three values (x, y, z) (R, G, B)). Inoue 8:9-

23 teaches that vertices are updated, that is, overwritten at a particular signal. Such

replacement mode as discussed above would obviously be applied then, or if only one

set of registers was being used, would be applied in between steps 312 and 316 in

Koss if only one register were being used (and applicant's claim specifically states that it

includes situations where only one register would be used).) Further, a replacement

mode could also be construed as occurring when the register values are shifted to

generate the clip sub-does, as shown in Fig. 7 of Koss. Motivation and combination is

incorporated by reference from the rejection to claim 6 above.

As to claim 8,

A clipping device as set forth in claim 6, wherein said control circuit generates a vertex ready flag indicating that the vertexes' worth of clip codes of said primitive are ready at the time of execution of the replacement instruction.

See the rejection for claim 7, this claim is a substantial duplicate with only the words "claim 6" substituted for "claim 5."

As to claim 11,

A clipping device as set forth in claim 5, wherein:

-Said coordinates of said vertexes include values corresponding to a plurality of coordinate axes of a predetermined coordinate system,

-Said clip code generation circuit generates a plurality of clip codes corresponding to the coordinate axes, and

-Said clip registers have capacities for holding at least said plurality of clip codes.

See rejection to claim 2. Claim 11 is an exact duplicate of claim 2, and the only difference is the substitution of the words "claim 5" for "claim 1". The rejection is based only on the primary reference anyway.

As to claim 12,

A clipping device as set forth in claim 5,

-Wherein the clip code generation circuit generates said clip codes based on code data obtained by subtracting an absolute value of said judgment reference value from the absolute value of said vertex coordinates, code data of said vertex coordinates, and code data of said judgment reference values.

See rejection to claim 3. Claim 12 is an exact duplicate of claim 3, and the only

difference is the substitution of the words "claim 5" for "claim 1". Therefore, the

explanation, motivation, and combination are incorporated herein by reference without

further comment.

Claims 9-10 are rejected under 35 U.S.C. 103(a) under Negishi in view of Koss

and Inoue as applied to claim 5 (and 6) above, and further in view of Oliver et al (US

5,313,610)('Oliver').

As to claim 9,

A clipping device as set forth in claim 5, wherein said control circuit selectively initializes

a desired register among a plurality of clip registers including said current clip register

under predetermined conditions.

References Negishi, Koss, and Inoue do not explicitly teach this limitation.

Reference Oliver teaches (3:58-67) that registers are selected and initialized through a

bus, meaning that such registers can be individually selected and initialized. As shown

in Oliver Fig. 2, the registers (40_1-40_K) are controlled by control logic 20 over said bus

14. It is well known in the art to initialize a register to prepare it for use in computational

purposes or during a reset. Obviously, the control circuit of Oliver could perform the

recited limitation of claim 9, since the clipping circuits of Koss and Inoue have multiple

registers, including the "current clip register" recited by applicant as established in the

rejections to earlier, parent claims. Given that shift operations where registers are

overwritten are taught (e.g. Fig. 7 in Koss) and replace operations are taught (see

discussion in the rejection for claim 7, also Inoué 8:9-23 teaches that vertices are

updated, that is, overwritten at a particular signal), these would constitute circumstances

that would generate "predetermined conditions" as recited by applicant. Given that

Oliver teaches a control circuit for memory systems, e.g. register files, and Koss and

Inoue have multiple registers that could *prima facie* obviously be embodied as a register

file, it would have been obvious to one having ordinary skill in the art at the time the

invention was made to combine the clip circuits of Koss and Inoue with the control logic

of Oliver to achieve the selective initialization recited by applicant.

As to claim 10,

A clipping device as set forth in claim 6, wherein said control circuit selectively initializes

a desired register among a plurality of clip registers including said current clip register

under predetermined conditions.

See the rejection for claim 9; the claim is an exact duplicate of claim 9, with the

exception that the words "claim 6" were substituted for "claim 5".

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Eric V. Woods whose telephone number is 571-272-

7775. The examiner can normally be reached on M-F 7:30-4:30 alternate Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Michael Razavi can be reached on 571-272-7664. The fax phone number

for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Eric Woods   August 8, 2005

JEFFERY A. BRIER
PRIMARY EXAMINER